rusEFI
The most advanced open source ECU
Loading...
Searching...
No Matches
board.h
Go to the documentation of this file.
1/*
2 ChibiOS - Copyright (C) 2006..2020 Giovanni Di Sirio
3
4 Licensed under the Apache License, Version 2.0 (the "License");
5 you may not use this file except in compliance with the License.
6 You may obtain a copy of the License at
7
8 http://www.apache.org/licenses/LICENSE-2.0
9
10 Unless required by applicable law or agreed to in writing, software
11 distributed under the License is distributed on an "AS IS" BASIS,
12 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 See the License for the specific language governing permissions and
14 limitations under the License.
15*/
16
17/*
18 * This file has been automatically generated using ChibiStudio board
19 * generator plugin. Do not edit manually.
20 */
21
22#ifndef BOARD_H
23#define BOARD_H
24
25/*===========================================================================*/
26/* Driver constants. */
27/*===========================================================================*/
28
29/*
30 * Setup for STMicroelectronics STM32 Nucleo144-F429ZI board.
31 */
32
33/*
34 * Board identifier.
35 */
36#define BOARD_NAME "Itelma M74.9"
37
38/*
39 * Board oscillators-related settings.
40 * NOTE: LSE not fitted.
41 */
42#if !defined(STM32_LSECLK)
43#define STM32_LSECLK 0U
44#endif
45
46#if !defined(STM32_HSECLK)
47#define STM32_HSECLK 8000000U
48#endif
49
50// M74.9 has crystal/ceramic resonator
51//#define STM32_HSE_BYPASS
52
53/*
54 * Board voltages.
55 * Required for performance limits calculation.
56 */
57#define STM32_VDD 300U
58
59/*
60 * MCU type as defined in the AT header.
61 */
62#define AT32F435xx
63
64/*===========================================================================*/
65/* Driver pre-compile time settings. */
66/*===========================================================================*/
67
68/*===========================================================================*/
69/* Derived constants and error checks. */
70/*===========================================================================*/
71
72/*===========================================================================*/
73/* Driver data structures and types. */
74/*===========================================================================*/
75
76/*===========================================================================*/
77/* Driver macros. */
78/*===========================================================================*/
79
80/*
81 * I/O ports initial setup, this configuration is established soon after reset
82 * in the initialization code.
83 * Please refer to the STM32 Reference Manual for details.
84 */
85#define PIN_MODE_INPUT(n) (0U << ((n) * 2U))
86#define PIN_MODE_OUTPUT(n) (1U << ((n) * 2U))
87#define PIN_MODE_ALTERNATE(n) (2U << ((n) * 2U))
88#define PIN_MODE_ANALOG(n) (3U << ((n) * 2U))
89#define PIN_ODR_LOW(n) (0U << (n))
90#define PIN_ODR_HIGH(n) (1U << (n))
91#define PIN_OTYPE_PUSHPULL(n) (0U << (n))
92#define PIN_OTYPE_OPENDRAIN(n) (1U << (n))
93/* Normal */
94#define PIN_OSPEED_VERYLOW(n) (0U << ((n) * 2U))
95/* Normal */
96#define PIN_OSPEED_MEDIUM(n) (3U << ((n) * 2U))
97/* Large */
98#define PIN_OSPEED_HIGH(n) (1U << ((n) * 2U))
99#define PIN_PUPDR_FLOATING(n) (0U << ((n) * 2U))
100#define PIN_PUPDR_PULLUP(n) (1U << ((n) * 2U))
101#define PIN_PUPDR_PULLDOWN(n) (2U << ((n) * 2U))
102#define PIN_AFIO_AF(n, v) ((v) << (((n) % 8U) * 4U))
103
104/*
105 * GPIOA setup:
106 *
107 * PA0 - PIN0 (input pullup).
108 * PA1 - PIN1 (input pullup).
109 * PA2 - PIN2 (input pullup).
110 * PA3 - PIN3 (input pullup).
111 * PA4 - PIN4 (input pullup).
112 * PA5 - PIN5 (input pullup).
113 * PA6 - PIN6 (input pullup).
114 * PA7 - PIN7 (input pullup).
115 * PA8 - PIN8 (input pullup).
116 * PA9 - PIN9 (input pullup).
117 * PA10 - PIN10 (input pullup).
118 * PA11 - PIN11 (input pullup).
119 * PA12 - PIN12 (input pullup).
120 * PA13 - PIN13 SWDIO (routed to JTAG connector pin 2)
121 * PA14 - PIN14 SWCLK (routed to JTAG connector pin 4)
122 * PA15 - PIN15 JTDI (routed to JTAG connector pin 8)
123 */
124
125#define VAL_GPIOA_MODER (PIN_MODE_INPUT(0) | \
126 PIN_MODE_INPUT(1) | \
127 PIN_MODE_INPUT(2) | \
128 PIN_MODE_INPUT(3) | \
129 PIN_MODE_INPUT(4) | \
130 PIN_MODE_INPUT(5) | \
131 PIN_MODE_INPUT(6) | \
132 PIN_MODE_INPUT(7) | \
133 PIN_MODE_INPUT(8) | \
134 PIN_MODE_INPUT(9) | \
135 PIN_MODE_INPUT(10) | \
136 PIN_MODE_INPUT(11) | \
137 PIN_MODE_INPUT(12) | \
138 PIN_MODE_ALTERNATE(13) | \
139 PIN_MODE_ALTERNATE(14) | \
140 PIN_MODE_ALTERNATE(15))
141#define VAL_GPIOA_OTYPER (PIN_OTYPE_PUSHPULL(0) | \
142 PIN_OTYPE_PUSHPULL(1) | \
143 PIN_OTYPE_PUSHPULL(2) | \
144 PIN_OTYPE_PUSHPULL(3) | \
145 PIN_OTYPE_PUSHPULL(4) | \
146 PIN_OTYPE_PUSHPULL(5) | \
147 PIN_OTYPE_PUSHPULL(6) | \
148 PIN_OTYPE_PUSHPULL(7) | \
149 PIN_OTYPE_PUSHPULL(8) | \
150 PIN_OTYPE_PUSHPULL(9) | \
151 PIN_OTYPE_PUSHPULL(10) | \
152 PIN_OTYPE_PUSHPULL(11) | \
153 PIN_OTYPE_PUSHPULL(12) | \
154 PIN_OTYPE_PUSHPULL(13) | \
155 PIN_OTYPE_PUSHPULL(14) | \
156 PIN_OTYPE_PUSHPULL(15))
157#define VAL_GPIOA_OSPEEDR (PIN_OSPEED_VERYLOW(0) | \
158 PIN_OSPEED_VERYLOW(1) | \
159 PIN_OSPEED_VERYLOW(2) | \
160 PIN_OSPEED_VERYLOW(3) | \
161 PIN_OSPEED_VERYLOW(4) | \
162 PIN_OSPEED_VERYLOW(5) | \
163 PIN_OSPEED_VERYLOW(6) | \
164 PIN_OSPEED_VERYLOW(7) | \
165 PIN_OSPEED_VERYLOW(8) | \
166 PIN_OSPEED_VERYLOW(9) | \
167 PIN_OSPEED_VERYLOW(10) | \
168 PIN_OSPEED_VERYLOW(11) | \
169 PIN_OSPEED_VERYLOW(12) | \
170 PIN_OSPEED_HIGH(13) | \
171 PIN_OSPEED_HIGH(14) | \
172 PIN_OSPEED_HIGH(15))
173#define VAL_GPIOA_PUPDR (PIN_PUPDR_PULLUP(0) | \
174 PIN_PUPDR_PULLUP(1) | \
175 PIN_PUPDR_PULLUP(2) | \
176 PIN_PUPDR_PULLUP(3) | \
177 PIN_PUPDR_PULLUP(4) | \
178 PIN_PUPDR_PULLUP(5) | \
179 PIN_PUPDR_PULLUP(6) | \
180 PIN_PUPDR_PULLUP(7) | \
181 PIN_PUPDR_PULLUP(8) | \
182 PIN_PUPDR_PULLUP(9) | \
183 PIN_PUPDR_PULLUP(10) | \
184 PIN_PUPDR_PULLUP(11) | \
185 PIN_PUPDR_PULLUP(12) | \
186 PIN_PUPDR_PULLUP(13) | \
187 PIN_PUPDR_PULLUP(14) | \
188 PIN_PUPDR_PULLUP(15))
189#define VAL_GPIOA_ODR (PIN_ODR_HIGH(0) | \
190 PIN_ODR_HIGH(1) | \
191 PIN_ODR_HIGH(2) | \
192 PIN_ODR_HIGH(3) | \
193 PIN_ODR_HIGH(4) | \
194 PIN_ODR_HIGH(5) | \
195 PIN_ODR_HIGH(6) | \
196 PIN_ODR_HIGH(7) | \
197 PIN_ODR_HIGH(8) | \
198 PIN_ODR_HIGH(9) | \
199 PIN_ODR_HIGH(10) | \
200 PIN_ODR_HIGH(11) | \
201 PIN_ODR_HIGH(12) | \
202 PIN_ODR_HIGH(13) | \
203 PIN_ODR_HIGH(14) | \
204 PIN_ODR_HIGH(15))
205#define VAL_GPIOA_AFRL (PIN_AFIO_AF(0, 0U) | \
206 PIN_AFIO_AF(1, 0U) | \
207 PIN_AFIO_AF(2, 0U) | \
208 PIN_AFIO_AF(3, 0U) | \
209 PIN_AFIO_AF(4, 0U) | \
210 PIN_AFIO_AF(5, 0U) | \
211 PIN_AFIO_AF(6, 0U) | \
212 PIN_AFIO_AF(7, 0U))
213#define VAL_GPIOA_AFRH (PIN_AFIO_AF(8, 0U) | \
214 PIN_AFIO_AF(9, 0U) | \
215 PIN_AFIO_AF(10, 0U) | \
216 PIN_AFIO_AF(11, 0U) | \
217 PIN_AFIO_AF(12, 0U) | \
218 PIN_AFIO_AF(13, 0U) | \
219 PIN_AFIO_AF(14, 0U) | \
220 PIN_AFIO_AF(15, 0U))
221
222/*
223 * GPIOB setup:
224 *
225 * PB0 - PIN0 (input pullup).
226 * PB1 - PIN1 (input pullup).
227 * PB2 - PIN2 (input pullup).
228 * PB3 - PIN3 JTDO/SWO (routed to JTAG connector pin 6)
229 * PB4 - PIN4 JNTRST (routed to JTAG connector pin 7)
230 * PB5 - PIN5 (input pullup).
231 * PB6 - PIN6 (input pullup).
232 * PB7 - PIN7 (input pullup).
233 * PB8 - PIN8 (input pullup).
234 * PB9 - PIN9 (input pullup).
235 * PB10 - PIN10 (input pullup).
236 * PB11 - PIN11 (input pullup).
237 * PB12 - PIN12 (input pullup).
238 * PB13 - PIN13 (input pullup).
239 * PB14 - PIN14 (input pullup).
240 * PB15 - PIN15 (input pullup).
241 */
242#define VAL_GPIOB_MODER (PIN_MODE_INPUT(0) | \
243 PIN_MODE_INPUT(1) | \
244 PIN_MODE_INPUT(2) | \
245 PIN_MODE_ALTERNATE(3) | \
246 PIN_MODE_ALTERNATE(4) | \
247 PIN_MODE_INPUT(5) | \
248 PIN_MODE_INPUT(6) | \
249 PIN_MODE_INPUT(7) | \
250 PIN_MODE_INPUT(8) | \
251 PIN_MODE_INPUT(9) | \
252 PIN_MODE_INPUT(10) | \
253 PIN_MODE_INPUT(11) | \
254 PIN_MODE_INPUT(12) | \
255 PIN_MODE_INPUT(13) | \
256 PIN_MODE_INPUT(14) | \
257 PIN_MODE_INPUT(15))
258#define VAL_GPIOB_OTYPER (PIN_OTYPE_PUSHPULL(0) | \
259 PIN_OTYPE_PUSHPULL(1) | \
260 PIN_OTYPE_PUSHPULL(2) | \
261 PIN_OTYPE_PUSHPULL(3) | \
262 PIN_OTYPE_PUSHPULL(4) | \
263 PIN_OTYPE_PUSHPULL(5) | \
264 PIN_OTYPE_PUSHPULL(6) | \
265 PIN_OTYPE_PUSHPULL(7) | \
266 PIN_OTYPE_PUSHPULL(8) | \
267 PIN_OTYPE_PUSHPULL(9) | \
268 PIN_OTYPE_PUSHPULL(10) | \
269 PIN_OTYPE_PUSHPULL(11) | \
270 PIN_OTYPE_PUSHPULL(12) | \
271 PIN_OTYPE_PUSHPULL(13) | \
272 PIN_OTYPE_PUSHPULL(14) | \
273 PIN_OTYPE_PUSHPULL(15))
274#define VAL_GPIOB_OSPEEDR (PIN_OSPEED_VERYLOW(0) | \
275 PIN_OSPEED_VERYLOW(1) | \
276 PIN_OSPEED_VERYLOW(2) | \
277 PIN_OSPEED_HIGH(3) | \
278 PIN_OSPEED_HIGH(4) | \
279 PIN_OSPEED_VERYLOW(5) | \
280 PIN_OSPEED_VERYLOW(6) | \
281 PIN_OSPEED_VERYLOW(7) | \
282 PIN_OSPEED_VERYLOW(8) | \
283 PIN_OSPEED_VERYLOW(9) | \
284 PIN_OSPEED_VERYLOW(10) | \
285 PIN_OSPEED_VERYLOW(11) | \
286 PIN_OSPEED_VERYLOW(12) | \
287 PIN_OSPEED_VERYLOW(13) | \
288 PIN_OSPEED_VERYLOW(14) | \
289 PIN_OSPEED_VERYLOW(15))
290#define VAL_GPIOB_PUPDR (PIN_PUPDR_PULLUP(0) | \
291 PIN_PUPDR_PULLUP(1) | \
292 PIN_PUPDR_PULLUP(2) | \
293 PIN_PUPDR_PULLUP(3) | \
294 PIN_PUPDR_PULLUP(4) | \
295 PIN_PUPDR_PULLUP(5) | \
296 PIN_PUPDR_PULLUP(6) | \
297 PIN_PUPDR_PULLUP(7) | \
298 PIN_PUPDR_PULLUP(8) | \
299 PIN_PUPDR_PULLUP(9) | \
300 PIN_PUPDR_PULLUP(10) | \
301 PIN_PUPDR_PULLUP(11) | \
302 PIN_PUPDR_PULLUP(12) | \
303 PIN_PUPDR_PULLUP(13) | \
304 PIN_PUPDR_PULLUP(14) | \
305 PIN_PUPDR_PULLUP(15))
306#define VAL_GPIOB_ODR (PIN_ODR_HIGH(0) | \
307 PIN_ODR_HIGH(1) | \
308 PIN_ODR_HIGH(2) | \
309 PIN_ODR_HIGH(3) | \
310 PIN_ODR_HIGH(4) | \
311 PIN_ODR_HIGH(5) | \
312 PIN_ODR_HIGH(6) | \
313 PIN_ODR_HIGH(7) | \
314 PIN_ODR_HIGH(8) | \
315 PIN_ODR_HIGH(9) | \
316 PIN_ODR_HIGH(10) | \
317 PIN_ODR_HIGH(11) | \
318 PIN_ODR_HIGH(12) | \
319 PIN_ODR_HIGH(13) | \
320 PIN_ODR_HIGH(14) | \
321 PIN_ODR_HIGH(15))
322#define VAL_GPIOB_AFRL (PIN_AFIO_AF(0, 0U) | \
323 PIN_AFIO_AF(1, 0U) | \
324 PIN_AFIO_AF(2, 0U) | \
325 PIN_AFIO_AF(3, 0U) | \
326 PIN_AFIO_AF(4, 0U) | \
327 PIN_AFIO_AF(5, 0U) | \
328 PIN_AFIO_AF(6, 0U) | \
329 PIN_AFIO_AF(7, 0U))
330#define VAL_GPIOB_AFRH (PIN_AFIO_AF(8, 0U) | \
331 PIN_AFIO_AF(9, 0U) | \
332 PIN_AFIO_AF(10, 0U) | \
333 PIN_AFIO_AF(11, 0U) | \
334 PIN_AFIO_AF(12, 0U) | \
335 PIN_AFIO_AF(13, 0U) | \
336 PIN_AFIO_AF(14, 0U) | \
337 PIN_AFIO_AF(15, 0U))
338
339/*
340 * GPIOC setup:
341 *
342 * PC0 - PIN0 (input pullup).
343 * PC1 - PIN1 (input pullup).
344 * PC2 - PIN2 (input pullup).
345 * PC3 - PIN3 (input pullup).
346 * PC4 - PIN4 (input pullup).
347 * PC5 - PIN5 (input pullup).
348 * PC6 - PIN6 (input pullup).
349 * PC7 - PIN7 (input pullup).
350 * PC8 - PIN8 (input pullup).
351 * PC9 - PIN9 (input pullup).
352 * PC10 - PIN10 (input pullup).
353 * PC11 - PIN11 (input pullup).
354 * PC12 - PIN12 (input pullup).
355 * PC13 - PIN13 (input pullup).
356 * PC14 - PIN14 (input pullup).
357 * PC15 - PIN15 (input pullup).
358 */
359#define VAL_GPIOC_MODER (PIN_MODE_INPUT(0) | \
360 PIN_MODE_INPUT(1) | \
361 PIN_MODE_INPUT(2) | \
362 PIN_MODE_INPUT(3) | \
363 PIN_MODE_INPUT(4) | \
364 PIN_MODE_INPUT(5) | \
365 PIN_MODE_INPUT(6) | \
366 PIN_MODE_INPUT(7) | \
367 PIN_MODE_INPUT(8) | \
368 PIN_MODE_INPUT(9) | \
369 PIN_MODE_INPUT(10) | \
370 PIN_MODE_INPUT(11) | \
371 PIN_MODE_INPUT(12) | \
372 PIN_MODE_INPUT(13) | \
373 PIN_MODE_INPUT(14) | \
374 PIN_MODE_INPUT(15))
375#define VAL_GPIOC_OTYPER (PIN_OTYPE_PUSHPULL(0) | \
376 PIN_OTYPE_PUSHPULL(1) | \
377 PIN_OTYPE_PUSHPULL(2) | \
378 PIN_OTYPE_PUSHPULL(3) | \
379 PIN_OTYPE_PUSHPULL(4) | \
380 PIN_OTYPE_PUSHPULL(5) | \
381 PIN_OTYPE_PUSHPULL(6) | \
382 PIN_OTYPE_PUSHPULL(7) | \
383 PIN_OTYPE_PUSHPULL(8) | \
384 PIN_OTYPE_PUSHPULL(9) | \
385 PIN_OTYPE_PUSHPULL(10) | \
386 PIN_OTYPE_PUSHPULL(11) | \
387 PIN_OTYPE_PUSHPULL(12) | \
388 PIN_OTYPE_PUSHPULL(13) | \
389 PIN_OTYPE_PUSHPULL(14) | \
390 PIN_OTYPE_PUSHPULL(15))
391#define VAL_GPIOC_OSPEEDR (PIN_OSPEED_VERYLOW(0) | \
392 PIN_OSPEED_VERYLOW(1) | \
393 PIN_OSPEED_VERYLOW(2) | \
394 PIN_OSPEED_VERYLOW(3) | \
395 PIN_OSPEED_VERYLOW(4) | \
396 PIN_OSPEED_VERYLOW(5) | \
397 PIN_OSPEED_VERYLOW(6) | \
398 PIN_OSPEED_VERYLOW(7) | \
399 PIN_OSPEED_VERYLOW(8) | \
400 PIN_OSPEED_VERYLOW(9) | \
401 PIN_OSPEED_VERYLOW(10) | \
402 PIN_OSPEED_VERYLOW(11) | \
403 PIN_OSPEED_VERYLOW(12) | \
404 PIN_OSPEED_VERYLOW(13) | \
405 PIN_OSPEED_VERYLOW(14) | \
406 PIN_OSPEED_VERYLOW(15))
407#define VAL_GPIOC_PUPDR (PIN_PUPDR_PULLUP(0) | \
408 PIN_PUPDR_PULLUP(1) | \
409 PIN_PUPDR_PULLUP(2) | \
410 PIN_PUPDR_PULLUP(3) | \
411 PIN_PUPDR_PULLUP(4) | \
412 PIN_PUPDR_PULLUP(5) | \
413 PIN_PUPDR_PULLUP(6) | \
414 PIN_PUPDR_PULLUP(7) | \
415 PIN_PUPDR_PULLUP(8) | \
416 PIN_PUPDR_PULLUP(9) | \
417 PIN_PUPDR_PULLUP(10) | \
418 PIN_PUPDR_PULLUP(11) | \
419 PIN_PUPDR_PULLUP(12) | \
420 PIN_PUPDR_PULLUP(13) | \
421 PIN_PUPDR_PULLUP(14) | \
422 PIN_PUPDR_PULLUP(15))
423#define VAL_GPIOC_ODR (PIN_ODR_HIGH(0) | \
424 PIN_ODR_HIGH(1) | \
425 PIN_ODR_HIGH(2) | \
426 PIN_ODR_HIGH(3) | \
427 PIN_ODR_HIGH(4) | \
428 PIN_ODR_HIGH(5) | \
429 PIN_ODR_HIGH(6) | \
430 PIN_ODR_HIGH(7) | \
431 PIN_ODR_HIGH(8) | \
432 PIN_ODR_HIGH(9) | \
433 PIN_ODR_HIGH(10) | \
434 PIN_ODR_HIGH(11) | \
435 PIN_ODR_HIGH(12) | \
436 PIN_ODR_HIGH(13) | \
437 PIN_ODR_HIGH(14) | \
438 PIN_ODR_HIGH(15))
439#define VAL_GPIOC_AFRL (PIN_AFIO_AF(0, 0U) | \
440 PIN_AFIO_AF(1, 0U) | \
441 PIN_AFIO_AF(2, 0U) | \
442 PIN_AFIO_AF(3, 0U) | \
443 PIN_AFIO_AF(4, 0U) | \
444 PIN_AFIO_AF(5, 0U) | \
445 PIN_AFIO_AF(6, 0U) | \
446 PIN_AFIO_AF(7, 0U))
447#define VAL_GPIOC_AFRH (PIN_AFIO_AF(8, 0U) | \
448 PIN_AFIO_AF(9, 0U) | \
449 PIN_AFIO_AF(10, 0U) | \
450 PIN_AFIO_AF(11, 0U) | \
451 PIN_AFIO_AF(12, 0U) | \
452 PIN_AFIO_AF(13, 0U) | \
453 PIN_AFIO_AF(14, 0U) | \
454 PIN_AFIO_AF(15, 0U))
455
456/*
457 * GPIOD setup:
458 *
459 * PD0 - PIN0 (input pullup).
460 * PD1 - PIN1 (input pullup).
461 * PD2 - PIN2 (input pullup).
462 * PD3 - PIN3 (input pullup).
463 * PD4 - PIN4 (input pullup).
464 * PD5 - PIN5 (input pullup).
465 * PD6 - PIN6 (input pullup).
466 * PD7 - PIN7 (input pullup).
467 * PD8 - PIN8 (input pullup).
468 * PD9 - PIN9 (input pullup).
469 * PD10 - PIN10 (input pullup).
470 * PD11 - PIN11 (input pullup).
471 * PD12 - PIN12 (input pullup).
472 * PD13 - PIN13 (input pullup).
473 * PD14 - PIN14 (input pullup).
474 * PD15 - PIN15 (input pullup).
475 */
476#define VAL_GPIOD_MODER (PIN_MODE_INPUT(0) | \
477 PIN_MODE_INPUT(1) | \
478 PIN_MODE_INPUT(2) | \
479 PIN_MODE_INPUT(3) | \
480 PIN_MODE_INPUT(4) | \
481 PIN_MODE_INPUT(5) | \
482 PIN_MODE_INPUT(6) | \
483 PIN_MODE_INPUT(7) | \
484 PIN_MODE_INPUT(8) | \
485 PIN_MODE_INPUT(9) | \
486 PIN_MODE_INPUT(10) | \
487 PIN_MODE_INPUT(11) | \
488 PIN_MODE_INPUT(12) | \
489 PIN_MODE_INPUT(13) | \
490 PIN_MODE_INPUT(14) | \
491 PIN_MODE_INPUT(15))
492#define VAL_GPIOD_OTYPER (PIN_OTYPE_PUSHPULL(0) | \
493 PIN_OTYPE_PUSHPULL(1) | \
494 PIN_OTYPE_PUSHPULL(2) | \
495 PIN_OTYPE_PUSHPULL(3) | \
496 PIN_OTYPE_PUSHPULL(4) | \
497 PIN_OTYPE_PUSHPULL(5) | \
498 PIN_OTYPE_PUSHPULL(6) | \
499 PIN_OTYPE_PUSHPULL(7) | \
500 PIN_OTYPE_PUSHPULL(8) | \
501 PIN_OTYPE_PUSHPULL(9) | \
502 PIN_OTYPE_PUSHPULL(10) | \
503 PIN_OTYPE_PUSHPULL(11) | \
504 PIN_OTYPE_PUSHPULL(12) | \
505 PIN_OTYPE_PUSHPULL(13) | \
506 PIN_OTYPE_PUSHPULL(14) | \
507 PIN_OTYPE_PUSHPULL(15))
508#define VAL_GPIOD_OSPEEDR (PIN_OSPEED_VERYLOW(0) | \
509 PIN_OSPEED_VERYLOW(1) | \
510 PIN_OSPEED_VERYLOW(2) | \
511 PIN_OSPEED_VERYLOW(3) | \
512 PIN_OSPEED_VERYLOW(4) | \
513 PIN_OSPEED_VERYLOW(5) | \
514 PIN_OSPEED_VERYLOW(6) | \
515 PIN_OSPEED_VERYLOW(7) | \
516 PIN_OSPEED_VERYLOW(8) | \
517 PIN_OSPEED_VERYLOW(9) | \
518 PIN_OSPEED_VERYLOW(10) | \
519 PIN_OSPEED_VERYLOW(11) | \
520 PIN_OSPEED_VERYLOW(12) | \
521 PIN_OSPEED_VERYLOW(13) | \
522 PIN_OSPEED_VERYLOW(14) | \
523 PIN_OSPEED_VERYLOW(15))
524#define VAL_GPIOD_PUPDR (PIN_PUPDR_PULLUP(0) | \
525 PIN_PUPDR_PULLUP(1) | \
526 PIN_PUPDR_PULLUP(2) | \
527 PIN_PUPDR_PULLUP(3) | \
528 PIN_PUPDR_PULLUP(4) | \
529 PIN_PUPDR_PULLUP(5) | \
530 PIN_PUPDR_PULLUP(6) | \
531 PIN_PUPDR_PULLUP(7) | \
532 PIN_PUPDR_PULLUP(8) | \
533 PIN_PUPDR_PULLUP(9) | \
534 PIN_PUPDR_PULLUP(10) | \
535 PIN_PUPDR_PULLUP(11) | \
536 PIN_PUPDR_PULLUP(12) | \
537 PIN_PUPDR_PULLUP(13) | \
538 PIN_PUPDR_PULLUP(14) | \
539 PIN_PUPDR_PULLUP(15))
540#define VAL_GPIOD_ODR (PIN_ODR_HIGH(0) | \
541 PIN_ODR_HIGH(1) | \
542 PIN_ODR_HIGH(2) | \
543 PIN_ODR_HIGH(3) | \
544 PIN_ODR_HIGH(4) | \
545 PIN_ODR_HIGH(5) | \
546 PIN_ODR_HIGH(6) | \
547 PIN_ODR_HIGH(7) | \
548 PIN_ODR_HIGH(8) | \
549 PIN_ODR_HIGH(9) | \
550 PIN_ODR_HIGH(10) | \
551 PIN_ODR_HIGH(11) | \
552 PIN_ODR_HIGH(12) | \
553 PIN_ODR_HIGH(13) | \
554 PIN_ODR_HIGH(14) | \
555 PIN_ODR_HIGH(15))
556#define VAL_GPIOD_AFRL (PIN_AFIO_AF(0, 0U) | \
557 PIN_AFIO_AF(1, 0U) | \
558 PIN_AFIO_AF(2, 0U) | \
559 PIN_AFIO_AF(3, 0U) | \
560 PIN_AFIO_AF(4, 0U) | \
561 PIN_AFIO_AF(5, 0U) | \
562 PIN_AFIO_AF(6, 0U) | \
563 PIN_AFIO_AF(7, 0U))
564#define VAL_GPIOD_AFRH (PIN_AFIO_AF(8, 0U) | \
565 PIN_AFIO_AF(9, 0U) | \
566 PIN_AFIO_AF(10, 0U) | \
567 PIN_AFIO_AF(11, 0U) | \
568 PIN_AFIO_AF(12, 0U) | \
569 PIN_AFIO_AF(13, 0U) | \
570 PIN_AFIO_AF(14, 0U) | \
571 PIN_AFIO_AF(15, 0U))
572
573/*
574 * GPIOE setup:
575 *
576 * PE0 - PIN0 (input pullup).
577 * PE1 - PIN1 (input pullup).
578 * PE2 - PIN2 (input pullup).
579 * PE3 - PIN3 (input pullup).
580 * PE4 - PIN4 (input pullup).
581 * PE5 - PIN5 (input pullup).
582 * PE6 - PIN6 (input pullup).
583 * PE7 - PIN7 (input pullup).
584 * PE8 - PIN8 (input pullup).
585 * PE9 - PIN9 (input pullup).
586 * PE10 - PIN10 (input pullup).
587 * PE11 - PIN11 (input pullup).
588 * PE12 - SPI1_CS - L9779 - GPIO mode
589 * PE13 - SPI1_SCK - L9779 - AF4
590 * PE14 - SPI1_MISO - L9779 - AF4
591 * PE15 - SPI1_MOSI - L9779 - AF4
592 */
593#define VAL_GPIOE_MODER (PIN_MODE_INPUT(0) | \
594 PIN_MODE_INPUT(1) | \
595 PIN_MODE_INPUT(2) | \
596 PIN_MODE_INPUT(3) | \
597 PIN_MODE_INPUT(4) | \
598 PIN_MODE_INPUT(5) | \
599 PIN_MODE_INPUT(6) | \
600 PIN_MODE_INPUT(7) | \
601 PIN_MODE_INPUT(8) | \
602 PIN_MODE_INPUT(9) | \
603 PIN_MODE_INPUT(10) | \
604 PIN_MODE_INPUT(11) | \
605 PIN_MODE_OUTPUT(12) | \
606 PIN_MODE_OUTPUT(13) | \
607 PIN_MODE_INPUT(14) | \
608 PIN_MODE_OUTPUT(15))
609#define VAL_GPIOE_OTYPER (PIN_OTYPE_PUSHPULL(0) | \
610 PIN_OTYPE_PUSHPULL(1) | \
611 PIN_OTYPE_PUSHPULL(2) | \
612 PIN_OTYPE_PUSHPULL(3) | \
613 PIN_OTYPE_PUSHPULL(4) | \
614 PIN_OTYPE_PUSHPULL(5) | \
615 PIN_OTYPE_PUSHPULL(6) | \
616 PIN_OTYPE_PUSHPULL(7) | \
617 PIN_OTYPE_PUSHPULL(8) | \
618 PIN_OTYPE_PUSHPULL(9) | \
619 PIN_OTYPE_PUSHPULL(10) | \
620 PIN_OTYPE_PUSHPULL(11) | \
621 PIN_OTYPE_PUSHPULL(12) | \
622 PIN_OTYPE_PUSHPULL(13) | \
623 PIN_OTYPE_PUSHPULL(14) | \
624 PIN_OTYPE_PUSHPULL(15))
625#define VAL_GPIOE_OSPEEDR (PIN_OSPEED_VERYLOW(0) | \
626 PIN_OSPEED_VERYLOW(1) | \
627 PIN_OSPEED_VERYLOW(2) | \
628 PIN_OSPEED_VERYLOW(3) | \
629 PIN_OSPEED_VERYLOW(4) | \
630 PIN_OSPEED_VERYLOW(5) | \
631 PIN_OSPEED_VERYLOW(6) | \
632 PIN_OSPEED_VERYLOW(7) | \
633 PIN_OSPEED_VERYLOW(8) | \
634 PIN_OSPEED_VERYLOW(9) | \
635 PIN_OSPEED_VERYLOW(10) | \
636 PIN_OSPEED_VERYLOW(11) | \
637 PIN_OSPEED_VERYLOW(12) | \
638 PIN_OSPEED_VERYLOW(13) | \
639 PIN_OSPEED_VERYLOW(14) | \
640 PIN_OSPEED_VERYLOW(15))
641#define VAL_GPIOE_PUPDR (PIN_PUPDR_PULLUP(0) | \
642 PIN_PUPDR_PULLUP(1) | \
643 PIN_PUPDR_PULLUP(2) | \
644 PIN_PUPDR_PULLUP(3) | \
645 PIN_PUPDR_PULLUP(4) | \
646 PIN_PUPDR_PULLUP(5) | \
647 PIN_PUPDR_PULLUP(6) | \
648 PIN_PUPDR_PULLUP(7) | \
649 PIN_PUPDR_PULLUP(8) | \
650 PIN_PUPDR_PULLUP(9) | \
651 PIN_PUPDR_PULLUP(10) | \
652 PIN_PUPDR_PULLUP(11) | \
653 PIN_PUPDR_PULLUP(12) | \
654 PIN_PUPDR_PULLUP(13) | \
655 PIN_PUPDR_PULLUP(14) | \
656 PIN_PUPDR_PULLUP(15))
657#define VAL_GPIOE_ODR (PIN_ODR_HIGH(0) | \
658 PIN_ODR_HIGH(1) | \
659 PIN_ODR_HIGH(2) | \
660 PIN_ODR_HIGH(3) | \
661 PIN_ODR_HIGH(4) | \
662 PIN_ODR_HIGH(5) | \
663 PIN_ODR_HIGH(6) | \
664 PIN_ODR_HIGH(7) | \
665 PIN_ODR_HIGH(8) | \
666 PIN_ODR_HIGH(9) | \
667 PIN_ODR_HIGH(10) | \
668 PIN_ODR_HIGH(11) | \
669 PIN_ODR_HIGH(12) | \
670 PIN_ODR_HIGH(13) | \
671 PIN_ODR_HIGH(14) | \
672 PIN_ODR_HIGH(15))
673#define VAL_GPIOE_AFRL (PIN_AFIO_AF(0, 0U) | \
674 PIN_AFIO_AF(1, 0U) | \
675 PIN_AFIO_AF(2, 0U) | \
676 PIN_AFIO_AF(3, 0U) | \
677 PIN_AFIO_AF(4, 0U) | \
678 PIN_AFIO_AF(5, 0U) | \
679 PIN_AFIO_AF(6, 0U) | \
680 PIN_AFIO_AF(7, 0U))
681#define VAL_GPIOE_AFRH (PIN_AFIO_AF(8, 0U) | \
682 PIN_AFIO_AF(9, 0U) | \
683 PIN_AFIO_AF(10, 0U) | \
684 PIN_AFIO_AF(11, 0U) | \
685 PIN_AFIO_AF(12, 0U) | \
686 PIN_AFIO_AF(13, 4U) | \
687 PIN_AFIO_AF(14, 4U) | \
688 PIN_AFIO_AF(15, 4U))
689
690/*
691 * GPIOF setup:
692 *
693 * PF0 - PIN0 (input pullup).
694 * PF1 - PIN1 (input pullup).
695 * PF2 - PIN2 (input pullup).
696 * PF3 - PIN3 (input pullup).
697 * PF4 - PIN4 (input pullup).
698 * PF5 - PIN5 (input pullup).
699 * PF6 - PIN6 (input pullup).
700 * PF7 - PIN7 (input pullup).
701 * PF8 - PIN8 (input pullup).
702 * PF9 - PIN9 (input pullup).
703 * PF10 - PIN10 (input pullup).
704 * PF11 - PIN11 (input pullup).
705 * PF12 - PIN12 (input pullup).
706 * PF13 - PIN13 (input pullup).
707 * PF14 - PIN14 (input pullup).
708 * PF15 - PIN15 (input pullup).
709 */
710#define VAL_GPIOF_MODER (PIN_MODE_INPUT(0) | \
711 PIN_MODE_INPUT(1) | \
712 PIN_MODE_INPUT(2) | \
713 PIN_MODE_INPUT(3) | \
714 PIN_MODE_INPUT(4) | \
715 PIN_MODE_INPUT(5) | \
716 PIN_MODE_INPUT(6) | \
717 PIN_MODE_INPUT(7) | \
718 PIN_MODE_INPUT(8) | \
719 PIN_MODE_INPUT(9) | \
720 PIN_MODE_INPUT(10) | \
721 PIN_MODE_INPUT(11) | \
722 PIN_MODE_INPUT(12) | \
723 PIN_MODE_INPUT(13) | \
724 PIN_MODE_INPUT(14) | \
725 PIN_MODE_INPUT(15))
726#define VAL_GPIOF_OTYPER (PIN_OTYPE_PUSHPULL(0) | \
727 PIN_OTYPE_PUSHPULL(1) | \
728 PIN_OTYPE_PUSHPULL(2) | \
729 PIN_OTYPE_PUSHPULL(3) | \
730 PIN_OTYPE_PUSHPULL(4) | \
731 PIN_OTYPE_PUSHPULL(5) | \
732 PIN_OTYPE_PUSHPULL(6) | \
733 PIN_OTYPE_PUSHPULL(7) | \
734 PIN_OTYPE_PUSHPULL(8) | \
735 PIN_OTYPE_PUSHPULL(9) | \
736 PIN_OTYPE_PUSHPULL(10) | \
737 PIN_OTYPE_PUSHPULL(11) | \
738 PIN_OTYPE_PUSHPULL(12) | \
739 PIN_OTYPE_PUSHPULL(13) | \
740 PIN_OTYPE_PUSHPULL(14) | \
741 PIN_OTYPE_PUSHPULL(15))
742#define VAL_GPIOF_OSPEEDR (PIN_OSPEED_VERYLOW(0) | \
743 PIN_OSPEED_VERYLOW(1) | \
744 PIN_OSPEED_VERYLOW(2) | \
745 PIN_OSPEED_VERYLOW(3) | \
746 PIN_OSPEED_VERYLOW(4) | \
747 PIN_OSPEED_VERYLOW(5) | \
748 PIN_OSPEED_VERYLOW(6) | \
749 PIN_OSPEED_VERYLOW(7) | \
750 PIN_OSPEED_VERYLOW(8) | \
751 PIN_OSPEED_VERYLOW(9) | \
752 PIN_OSPEED_VERYLOW(10) | \
753 PIN_OSPEED_VERYLOW(11) | \
754 PIN_OSPEED_VERYLOW(12) | \
755 PIN_OSPEED_VERYLOW(13) | \
756 PIN_OSPEED_VERYLOW(14) | \
757 PIN_OSPEED_VERYLOW(15))
758#define VAL_GPIOF_PUPDR (PIN_PUPDR_PULLUP(0) | \
759 PIN_PUPDR_PULLUP(1) | \
760 PIN_PUPDR_PULLUP(2) | \
761 PIN_PUPDR_PULLUP(3) | \
762 PIN_PUPDR_PULLUP(4) | \
763 PIN_PUPDR_PULLUP(5) | \
764 PIN_PUPDR_PULLUP(6) | \
765 PIN_PUPDR_PULLUP(7) | \
766 PIN_PUPDR_PULLUP(8) | \
767 PIN_PUPDR_PULLUP(9) | \
768 PIN_PUPDR_PULLUP(10) | \
769 PIN_PUPDR_PULLUP(11) | \
770 PIN_PUPDR_PULLUP(12) | \
771 PIN_PUPDR_PULLUP(13) | \
772 PIN_PUPDR_PULLUP(14) | \
773 PIN_PUPDR_PULLUP(15))
774#define VAL_GPIOF_ODR (PIN_ODR_HIGH(0) | \
775 PIN_ODR_HIGH(1) | \
776 PIN_ODR_HIGH(2) | \
777 PIN_ODR_HIGH(3) | \
778 PIN_ODR_HIGH(4) | \
779 PIN_ODR_HIGH(5) | \
780 PIN_ODR_HIGH(6) | \
781 PIN_ODR_HIGH(7) | \
782 PIN_ODR_HIGH(8) | \
783 PIN_ODR_HIGH(9) | \
784 PIN_ODR_HIGH(10) | \
785 PIN_ODR_HIGH(11) | \
786 PIN_ODR_HIGH(12) | \
787 PIN_ODR_HIGH(13) | \
788 PIN_ODR_HIGH(14) | \
789 PIN_ODR_HIGH(15))
790#define VAL_GPIOF_AFRL (PIN_AFIO_AF(0, 0U) | \
791 PIN_AFIO_AF(1, 0U) | \
792 PIN_AFIO_AF(2, 0U) | \
793 PIN_AFIO_AF(3, 0U) | \
794 PIN_AFIO_AF(4, 0U) | \
795 PIN_AFIO_AF(5, 0U) | \
796 PIN_AFIO_AF(6, 0U) | \
797 PIN_AFIO_AF(7, 0U))
798#define VAL_GPIOF_AFRH (PIN_AFIO_AF(8, 0U) | \
799 PIN_AFIO_AF(9, 0U) | \
800 PIN_AFIO_AF(10, 0U) | \
801 PIN_AFIO_AF(11, 0U) | \
802 PIN_AFIO_AF(12, 0U) | \
803 PIN_AFIO_AF(13, 0U) | \
804 PIN_AFIO_AF(14, 0U) | \
805 PIN_AFIO_AF(15, 0U))
806
807/*
808 * GPIOG setup:
809 *
810 * PG0 - PIN0 (input pullup).
811 * PG1 - PIN1 (input pullup).
812 * PG2 - PIN2 (input pullup).
813 * PG3 - PIN3 (input pullup).
814 * PG4 - PIN4 (input pullup).
815 * PG5 - PIN5 (input pullup).
816 * PG6 - PIN6 (input pullup).
817 * PG7 - PIN7 (input pullup).
818 * PG8 - PIN8 (input pullup).
819 * PG9 - PIN9 (input pullup).
820 * PG10 - PIN10 (input pullup).
821 * PG11 - PIN11 (input pullup).
822 * PG12 - PIN12 (input pullup).
823 * PG13 - PIN13 (input pullup).
824 * PG14 - PIN14 (input pullup).
825 * PG15 - PIN15 (input pullup).
826 */
827#define VAL_GPIOG_MODER (PIN_MODE_INPUT(0) | \
828 PIN_MODE_INPUT(1) | \
829 PIN_MODE_INPUT(2) | \
830 PIN_MODE_INPUT(3) | \
831 PIN_MODE_INPUT(4) | \
832 PIN_MODE_INPUT(5) | \
833 PIN_MODE_INPUT(6) | \
834 PIN_MODE_INPUT(7) | \
835 PIN_MODE_INPUT(8) | \
836 PIN_MODE_INPUT(9) | \
837 PIN_MODE_INPUT(10) | \
838 PIN_MODE_INPUT(11) | \
839 PIN_MODE_INPUT(12) | \
840 PIN_MODE_INPUT(13) | \
841 PIN_MODE_INPUT(14) | \
842 PIN_MODE_INPUT(15))
843#define VAL_GPIOG_OTYPER (PIN_OTYPE_PUSHPULL(0) | \
844 PIN_OTYPE_PUSHPULL(1) | \
845 PIN_OTYPE_PUSHPULL(2) | \
846 PIN_OTYPE_PUSHPULL(3) | \
847 PIN_OTYPE_PUSHPULL(4) | \
848 PIN_OTYPE_PUSHPULL(5) | \
849 PIN_OTYPE_PUSHPULL(6) | \
850 PIN_OTYPE_PUSHPULL(7) | \
851 PIN_OTYPE_PUSHPULL(8) | \
852 PIN_OTYPE_PUSHPULL(9) | \
853 PIN_OTYPE_PUSHPULL(10) | \
854 PIN_OTYPE_PUSHPULL(11) | \
855 PIN_OTYPE_PUSHPULL(12) | \
856 PIN_OTYPE_PUSHPULL(13) | \
857 PIN_OTYPE_PUSHPULL(14) | \
858 PIN_OTYPE_PUSHPULL(15))
859#define VAL_GPIOG_OSPEEDR (PIN_OSPEED_VERYLOW(0) | \
860 PIN_OSPEED_VERYLOW(1) | \
861 PIN_OSPEED_VERYLOW(2) | \
862 PIN_OSPEED_VERYLOW(3) | \
863 PIN_OSPEED_VERYLOW(4) | \
864 PIN_OSPEED_VERYLOW(5) | \
865 PIN_OSPEED_VERYLOW(6) | \
866 PIN_OSPEED_VERYLOW(7) | \
867 PIN_OSPEED_VERYLOW(8) | \
868 PIN_OSPEED_VERYLOW(9) | \
869 PIN_OSPEED_VERYLOW(10) | \
870 PIN_OSPEED_VERYLOW(11) | \
871 PIN_OSPEED_VERYLOW(12) | \
872 PIN_OSPEED_VERYLOW(13) | \
873 PIN_OSPEED_VERYLOW(14) | \
874 PIN_OSPEED_VERYLOW(15))
875#define VAL_GPIOG_PUPDR (PIN_PUPDR_PULLUP(0) | \
876 PIN_PUPDR_PULLUP(1) | \
877 PIN_PUPDR_PULLUP(2) | \
878 PIN_PUPDR_PULLUP(3) | \
879 PIN_PUPDR_PULLUP(4) | \
880 PIN_PUPDR_PULLUP(5) | \
881 PIN_PUPDR_PULLUP(6) | \
882 PIN_PUPDR_PULLUP(7) | \
883 PIN_PUPDR_PULLUP(8) | \
884 PIN_PUPDR_PULLUP(9) | \
885 PIN_PUPDR_PULLUP(10) | \
886 PIN_PUPDR_PULLUP(11) | \
887 PIN_PUPDR_PULLUP(12) | \
888 PIN_PUPDR_PULLUP(13) | \
889 PIN_PUPDR_PULLUP(14) | \
890 PIN_PUPDR_PULLUP(15))
891#define VAL_GPIOG_ODR (PIN_ODR_HIGH(0) | \
892 PIN_ODR_HIGH(1) | \
893 PIN_ODR_HIGH(2) | \
894 PIN_ODR_HIGH(3) | \
895 PIN_ODR_HIGH(4) | \
896 PIN_ODR_HIGH(5) | \
897 PIN_ODR_HIGH(6) | \
898 PIN_ODR_HIGH(7) | \
899 PIN_ODR_HIGH(8) | \
900 PIN_ODR_HIGH(9) | \
901 PIN_ODR_HIGH(10) | \
902 PIN_ODR_HIGH(11) | \
903 PIN_ODR_HIGH(12) | \
904 PIN_ODR_HIGH(13) | \
905 PIN_ODR_HIGH(14) | \
906 PIN_ODR_HIGH(15))
907#define VAL_GPIOG_AFRL (PIN_AFIO_AF(0, 0U) | \
908 PIN_AFIO_AF(1, 0U) | \
909 PIN_AFIO_AF(2, 0U) | \
910 PIN_AFIO_AF(3, 0U) | \
911 PIN_AFIO_AF(4, 0U) | \
912 PIN_AFIO_AF(5, 0U) | \
913 PIN_AFIO_AF(6, 0U) | \
914 PIN_AFIO_AF(7, 0U))
915#define VAL_GPIOG_AFRH (PIN_AFIO_AF(8, 0U) | \
916 PIN_AFIO_AF(9, 0U) | \
917 PIN_AFIO_AF(10, 0U) | \
918 PIN_AFIO_AF(11, 0U) | \
919 PIN_AFIO_AF(12, 0U) | \
920 PIN_AFIO_AF(13, 0U) | \
921 PIN_AFIO_AF(14, 0U) | \
922 PIN_AFIO_AF(15, 0U))
923
924/*
925 * GPIOH setup:
926 *
927 * PH0 - OSC_IN (input floating).
928 * PH1 - OSC_OUT (input floating).
929 * PH2 - PIN2 (input pullup).
930 * PH3 - PIN3 (input pullup).
931 * PH4 - PIN4 (input pullup).
932 * PH5 - PIN5 (input pullup).
933 * PH6 - PIN6 (input pullup).
934 * PH7 - PIN7 (input pullup).
935 * PH8 - PIN8 (input pullup).
936 * PH9 - PIN9 (input pullup).
937 * PH10 - PIN10 (input pullup).
938 * PH11 - PIN11 (input pullup).
939 * PH12 - PIN12 (input pullup).
940 * PH13 - PIN13 (input pullup).
941 * PH14 - PIN14 (input pullup).
942 * PH15 - PIN15 (input pullup).
943 */
944#define VAL_GPIOH_MODER (PIN_MODE_INPUT(0) | \
945 PIN_MODE_INPUT(1) | \
946 PIN_MODE_INPUT(2) | \
947 PIN_MODE_INPUT(3) | \
948 PIN_MODE_INPUT(4) | \
949 PIN_MODE_INPUT(5) | \
950 PIN_MODE_INPUT(6) | \
951 PIN_MODE_INPUT(7) | \
952 PIN_MODE_INPUT(8) | \
953 PIN_MODE_INPUT(9) | \
954 PIN_MODE_INPUT(10) | \
955 PIN_MODE_INPUT(11) | \
956 PIN_MODE_INPUT(12) | \
957 PIN_MODE_INPUT(13) | \
958 PIN_MODE_INPUT(14) | \
959 PIN_MODE_INPUT(15))
960#define VAL_GPIOH_OTYPER (PIN_OTYPE_PUSHPULL(0) | \
961 PIN_OTYPE_PUSHPULL(1) | \
962 PIN_OTYPE_PUSHPULL(2) | \
963 PIN_OTYPE_PUSHPULL(3) | \
964 PIN_OTYPE_PUSHPULL(4) | \
965 PIN_OTYPE_PUSHPULL(5) | \
966 PIN_OTYPE_PUSHPULL(6) | \
967 PIN_OTYPE_PUSHPULL(7) | \
968 PIN_OTYPE_PUSHPULL(8) | \
969 PIN_OTYPE_PUSHPULL(9) | \
970 PIN_OTYPE_PUSHPULL(10) | \
971 PIN_OTYPE_PUSHPULL(11) | \
972 PIN_OTYPE_PUSHPULL(12) | \
973 PIN_OTYPE_PUSHPULL(13) | \
974 PIN_OTYPE_PUSHPULL(14) | \
975 PIN_OTYPE_PUSHPULL(15))
976#define VAL_GPIOH_OSPEEDR (PIN_OSPEED_HIGH(0) | \
977 PIN_OSPEED_HIGH(1) | \
978 PIN_OSPEED_VERYLOW(2) | \
979 PIN_OSPEED_VERYLOW(3) | \
980 PIN_OSPEED_VERYLOW(4) | \
981 PIN_OSPEED_VERYLOW(5) | \
982 PIN_OSPEED_VERYLOW(6) | \
983 PIN_OSPEED_VERYLOW(7) | \
984 PIN_OSPEED_VERYLOW(8) | \
985 PIN_OSPEED_VERYLOW(9) | \
986 PIN_OSPEED_VERYLOW(10) | \
987 PIN_OSPEED_VERYLOW(11) | \
988 PIN_OSPEED_VERYLOW(12) | \
989 PIN_OSPEED_VERYLOW(13) | \
990 PIN_OSPEED_VERYLOW(14) | \
991 PIN_OSPEED_VERYLOW(15))
992#define VAL_GPIOH_PUPDR (PIN_PUPDR_FLOATING(0) | \
993 PIN_PUPDR_FLOATING(1) | \
994 PIN_PUPDR_PULLUP(2) | \
995 PIN_PUPDR_PULLUP(3) | \
996 PIN_PUPDR_PULLUP(4) | \
997 PIN_PUPDR_PULLUP(5) | \
998 PIN_PUPDR_PULLUP(6) | \
999 PIN_PUPDR_PULLUP(7) | \
1000 PIN_PUPDR_PULLUP(8) | \
1001 PIN_PUPDR_PULLUP(9) | \
1002 PIN_PUPDR_PULLUP(10) | \
1003 PIN_PUPDR_PULLUP(11) | \
1004 PIN_PUPDR_PULLUP(12) | \
1005 PIN_PUPDR_PULLUP(13) | \
1006 PIN_PUPDR_PULLUP(14) | \
1007 PIN_PUPDR_PULLUP(15))
1008#define VAL_GPIOH_ODR (PIN_ODR_HIGH(0) | \
1009 PIN_ODR_HIGH(1) | \
1010 PIN_ODR_HIGH(2) | \
1011 PIN_ODR_HIGH(3) | \
1012 PIN_ODR_HIGH(4) | \
1013 PIN_ODR_HIGH(5) | \
1014 PIN_ODR_HIGH(6) | \
1015 PIN_ODR_HIGH(7) | \
1016 PIN_ODR_HIGH(8) | \
1017 PIN_ODR_HIGH(9) | \
1018 PIN_ODR_HIGH(10) | \
1019 PIN_ODR_HIGH(11) | \
1020 PIN_ODR_HIGH(12) | \
1021 PIN_ODR_HIGH(13) | \
1022 PIN_ODR_HIGH(14) | \
1023 PIN_ODR_HIGH(15))
1024#define VAL_GPIOH_AFRL (PIN_AFIO_AF(0, 0U) | \
1025 PIN_AFIO_AF(1, 0U) | \
1026 PIN_AFIO_AF(2, 0U) | \
1027 PIN_AFIO_AF(3, 0U) | \
1028 PIN_AFIO_AF(4, 0U) | \
1029 PIN_AFIO_AF(5, 0U) | \
1030 PIN_AFIO_AF(6, 0U) | \
1031 PIN_AFIO_AF(7, 0U))
1032#define VAL_GPIOH_AFRH (PIN_AFIO_AF(8, 0U) | \
1033 PIN_AFIO_AF(9, 0U) | \
1034 PIN_AFIO_AF(10, 0U) | \
1035 PIN_AFIO_AF(11, 0U) | \
1036 PIN_AFIO_AF(12, 0U) | \
1037 PIN_AFIO_AF(13, 0U) | \
1038 PIN_AFIO_AF(14, 0U) | \
1039 PIN_AFIO_AF(15, 0U))
1040
1041/*===========================================================================*/
1042/* External declarations. */
1043/*===========================================================================*/
1044
1045#if !defined(_FROM_ASM_)
1046#ifdef __cplusplus
1047extern "C" {
1048#endif
1049 void boardInit(void);
1050#ifdef __cplusplus
1051}
1052#endif
1053#endif /* _FROM_ASM_ */
1054
1055#endif /* BOARD_H */
void boardInit(void)
Board-specific initialization code.
Definition board.c:31